

# From Source to Graphs — Compiling SMV and Verus

Sérgio Campos


# SMV and Verus

Simplified languages that represent two types:

<b>SMV</b>	<b>Verus</b>
Declarative Hardware Parallel	Imperative Software Sequential

```
MODULE main
VAR a: boolean;
INIT(a) := 0;
NEXT(a) := case
  b: !a;
  esac;
main() {
  boolean a;
  a = 0;
  if (b) a = !a;
  wait(1);
}
```

# SMV Example: Mod8counter



- ▶  $N_0 = (v_0 \Leftrightarrow \neg v_0)$
- ▶  $N_1 = (v_1 \Leftrightarrow v_0 \oplus v_1)$
- ▶  $N_2 = (v_2 \Leftrightarrow (v_0 \wedge v_1) \oplus v_2)$

# SMV Example: Mod8counter

```
MODULE main
var v0, v1, v2: boolean;
INIT(v0) := 0;
INIT(v1) := 0;
INIT(v2) := 0;
NEXT(v0) := !v0;
NEXT(v1) := v0 xor v1;
NEXT(v2) := (v0 && v1) xor v2;
```

## Generating the Transition Relation and Initial State

Transition relation:

- ▶  $N_0 = (v'_0 \Leftrightarrow \neg v_0)$
- ▶  $N_1 = (v'_1 \Leftrightarrow v_0 \oplus v_1)$
- ▶  $N_2 = (v'_2 \Leftrightarrow (v_0 \wedge v_1) \oplus v_2)$

$$N = N_0 \wedge N_1 \wedge N_2$$

Initial state set:

$$Init = \neg v_0 \wedge \neg v_1 \wedge \neg v_2$$

## Transition X Invariant Relation

1. Long expression goes into transition relation:

ASSIGN

NEXT(a) := case  
           long\_complex\_expression;  
           esac;

2. Long expression goes into invariant relation:

ASSIGN

anext := long\_complex\_expression;


NEXT(a) := anext;

$$EX(f) := \underbrace{Invar}_1 \wedge \underbrace{(\exists \bar{v}') [f(\bar{v}') \wedge N(\bar{v}, \bar{v}')] }_2$$

- ▶ Moving expressions between *Invar* and *N* can affect performance significantly!

## Compiling Verus


```
...
wait(1);
a = false;
c = true;
d = d + 1;
wait(1);
...
```



If  $s_0$  is the current state when the first wait is executed, then  $s_1$  will be the current state when the second wait is reached.

## Wait Graphs

```
001 wait1(1);
002 S1;
003 if (cond) {
004   S2;
005   wait2(1);
006   S3;
007 } else {
008   S4;
009   wait3(1);
010   S5;
011 };
012 S6;
013 wait4(1);
```



- ▶ Intermediate representation between source code and state-transition graph.
- ▶ Each node is a wait in the program.
- ▶ Transitions correspond to the control flow.
- ▶ Transitions are labelled by relations describing modifications to the state.


# Where do we come from ? Where do we go ?

Imagine the following program:

```

...
a=0;
wait(1);
a=1;
wait(1);
a=0;
wait(1);
a=2;
wait(1);
...

```



What about property:  $\mathbf{AG}(a = 0 \rightarrow \mathbf{EX} a = 2)$  ?

# Wait Counters

Relation  $T_{ij}$  in the wait graph contains no information about the value of  $i$  and  $j$ .  
 A special variable is introduced in the model to maintain this information, the *wait counter*.

- ▶ An assignment  $wc = j$  is introduced before *wait<sub>i</sub>*.
- ▶ This fixes the destination of the transition in  $T_{ij}$ .
- ▶ The semantics of wait determines the value of the current state wait counter to be  $i$  after *wait<sub>i</sub>*.
- ▶ This fixes the origin of the transition in  $T_{ij}$ .

All relations  $T_{ij}$  now contain information about its origin and its destination.

# Wait Counters

```

...
a=0;
wc'=1; wait(1); wc=1;
a=1;
wc'=2; wait(1); wc=2;
a=0;
wc'=3; wait(1); wc=3;
a=2;
wc'=4; wait(1); wc=4;
...

```



Transitions are:

$$\begin{aligned}
 N_1 &= wc = 1 \wedge a = 0 \wedge a' = 1 \wedge wc' = 2 \\
 N_2 &= wc = 2 \wedge a = 1 \wedge a' = 0 \wedge wc' = 3 \\
 N_3 &= wc = 3 \wedge a = 0 \wedge a' = 2 \wedge wc' = 4
 \end{aligned}$$

# Verus Semantics

Given a program  $P$ :

$$R[P] = \langle r, t \rangle$$

gives the transition relation as  $t$ . The Formula  $r$  “collects” the various  $T_{ij}$  between waits.

We will construct the semantics of a Verus program from the semantics of the commands:

- ▶ Wait;
- ▶ Assignments;
- ▶ Conditionals;
- ▶ Loops;

Obs: All Verus programs end with: `while (true) {};`

## Semantics of Wait

$$R[\text{wait}(1)](r, t) = ((wc = i) \wedge \bigwedge_{v \in \text{Var}} (v = v'), (t \vee r))$$

Example:

```
wait1;
a = a + 1;
wc = 2;
wait2;
```

$\leftarrow (wc = 1) \wedge (a = a')$   
 $\leftarrow (wc = 1) \wedge (a' = a + 1)$   
 $\leftarrow (wc = 1) \wedge (wc' = 2) \wedge (a' = a + 1)$   
 $\leftarrow (wc = 2) \wedge (a = a')$

- ▶ All waits are numbered. `wait2` is the second wait in the program.
- ▶ The red formula is a complete transition

## Semantics of Assignments

Variables are referenced by the *next state* variables!

- ▶ This guarantees that the most recent value is used.

If we use  $v$  instead of  $v'$  we get an outdated value:

```
v = true;
x = !v;
wait;
```

$\leftarrow v'$   
 $\leftarrow x' = \neg v'$

Even if no value is assigned it works, because of the wait:

```
v = false;
wait;
x = !v;
wait;
```

$\leftarrow \neg v'$   
 $\leftarrow v = v'$   
 $\leftarrow (x' = \neg v' \wedge v = v') \equiv (x' = \neg v)$

## Semantics of Assignments

$$R[v = \text{expr}](r, t) = ((\exists y[v = \text{Expr}^y / v \wedge r^y / v]), t),$$

where  $v = E[v]$ ,  $\text{Expr} = E[\text{expr}]$  and  $y$  is a new variable.

Example:

```
wait;
a = a + 1;
▶ After wait r = (a = a')
▶ E[v] = a' E[a + 1] = a' + 1
```

$$\begin{aligned} \exists y[ a' = (a' + 1)^y / a' \wedge (a = a')^y / a' ] \\ \exists y[ a' = (y + 1) \wedge (a = y) ] \\ a' = a + 1 \end{aligned}$$

## Conditionals

$$R[\text{if } \text{cond } S_1 \text{ else } S_2](r, t) = (r' \vee r'', t' \vee t'')$$

Where

$$\begin{aligned} \langle r', t' \rangle &= R[S_1](\langle r \wedge \text{cond} \rangle, t) \\ \langle r'', t'' \rangle &= R[S_2](\langle r \wedge \neg \text{cond} \rangle, t) \end{aligned}$$

Example:

```
if (a < 8) {
  a = a + 1;
} else {
  a = 0;
}
```

$\leftarrow a = a'$   
 $\leftarrow a = a' \wedge a' < 8$   
 $\leftarrow a' = a + 1 \wedge a < 8$   
 $\leftarrow a = a' \wedge a' \geq 8$   
 $\leftarrow a' = 0 \wedge a \geq 8$   
 $\leftarrow ((a' = a + 1) \wedge (a < 8)) \vee ((a' = 0) \wedge (a \geq 8))$

## While Loop

Two versions:

- ▶ Understandable:

$$R[\text{while } \text{cond } S_1] = R[\text{if } \text{cond} \{S_1; \text{while } \text{cond } S_1\}]$$

- ▶ Correct:

$$R[\text{while } \text{cond } S_1] = \text{fix}(\lambda f \lambda \langle r, t \rangle. \langle r' \vee (r \wedge \neg \text{cond}), t \vee t' \rangle$$

where  $\langle r', t' \rangle = f(R[S_1])(r \wedge \text{cond}, t)$ .

## Conclusion

From source code we can:

- ▶ Generate state graphs;
- ▶ Symbolically;
- ▶ Imperative and declarative languages

## Conclusion

The whole process:

1. Model the system being verified
  - ▶ Generate code in a tool language
2. Specify properties
  - ▶ Temporal logic
3. Compile program into state graphs
4. Traverse graph
5. Identify errors and print counterexamples.

After all of that is done, *repeat!*